


Fig. 1









Fig. 3A











Fig. 4A




```
ENTITY FXUCHK IS
                     PORT(
                                                                IN std ulogic;
                                    SIN
                                    QIN
                                                                IN std ulogic;
                                    R \overline{I} N
                                                                IN std_ulogic;
                                                                                                                     450
                                    clock
                                                                IN std ulogic;
                                    fails
                                                                OUT std ulogic vector(0 to 1);
                                                                OUT std_ulogic_vector(0 to 2);
                                     counts
                                                                OUT std ulogic_vector(0 to 1);
                                    harvests
                               );
           --!! BEGIN
--!! Design Entity: FXU;
453 = B.C.S;
-!! S_IN => B.C.S;
-!! Q_IN => A.Q;
-!! R_IN => R;
-!! CLOCK => clock;
-!! End Inputs
                                                   B.C.S;
4 5 4 

--!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;
                                                                                                                                  440
                                                                                      -451
             --!! Count Outputs;
455 { --!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
--!! End Count Outputs;
4 5 6 


--!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;
457 ⟨ --!! End;
              ARCHITECTURE example of FXUCHK IS
              BEGIN
                      ... HDL code for entity body section ... >458
              END;
```

Fig. 4C

10/33



11/33











Fig. 5B

14/33










Fig. 8A Prior Art

18/33




Fig. 8B Prior Art

```
ENTITY FSM IS
     PORT(
              ....ports for entity fsm....
          );
     ARCHITECTURE FSM OF FSM IS
     BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm_state(0 to 2) <= ... Signal 801 ...
      853 <-!! Embedded FSM : examplefsm;
      859 √ --!! clock
                                : (fsm_clock);
      8 5 4 -!! state_vector
                              : (fsm state(0 to 2));
      8 5 5 - √ -!! states
                            : (S0, S1, S2, S3, S4);
                                                                       ≻852 ≻860
      856 -{ --!! state_encoding : ('000', '001', '010', '011', '100');
                             : (S0 = > S0, S0 = > S1, S0 = > S2,
             --!! arcs
                                (S1 = > S2, S1 = > S3, S2 = > S2,
                                (S2 = > S3, S3 = > S4, S4 = > S0);
      858 ← --!! End FSM;
     END;
```

Fig. 80





Fig. 9

LSUSSZ000026SUA

<instantiation identifier > . < instrumentation entity name > . < design entity name > . < eventname > £1030

Fig. 10B


					Fig.				
71040	COUNT1 71041	COUNT1 71042	' '	'	,	,	COUNT1 71047	COUNT1 71048	COUNT1
*	×	7	7	×	Z	7	>	7	7
~	B3	B 1	B2	B 3	B 1	B 2	B4	B	B2
~	×	X1.Z	X1.Z	X	X2.Z	X2.Z	>	Υ.Ζ	γ.Ζ
		B3 X COUNT1	B3 X COUNT1	B3 X COUNT1 B1 Z COUNT1 B2 Z COUNT1	B3 X COUNT1 B1 Z COUNT1 B2 Z COUNT1 B3 X COUNT1	B3 X COUNT1 B1 Z COUNT1 B2 Z COUNT1 B3 X COUNT1 B1 Z COUNT1	B3 X COUNT1 B1 Z COUNT1 B2 Z COUNT1 B3 X COUNT1 B1 Z COUNT1	X COUNTI X COUNTI X COUNTI X COUNTI	B3 X COUNT1 B1 Z COUNT1 B2 X COUNT1 B3 X COUNT1 B1 Z COUNT1 B2 Z COUNT1 B2 Z COUNT1 COUNT1



```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs
```

Fig. 11B

Fig. 11C



```
ENTITY X IS
       PORT(
          );
    ARCHITECTURE example of X IS
    BEGIN
     ... HDL code for X ...
                                        -1220
END;
```

Fig. 12B





Fig. 13A

28/33






Fig. 13C


ENTITY FOO IS


```
PORT(
                            );
           ARCHITECTURE example of FOO IS
           BEGIN
1380 

-!! R IN <= {R};
-!! C1382
-!! R OV(0 to 4) <= .....;
-!! RT <= .....;
-!! [override, R_OVRRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);

1384
```







```
ENTITY DET IS
      PORT(
                                   IN std ulogic;
                                   IN std_ulogic_vector(0 to 5);
                C
                                   IN std ulogic;
                D
                                   IN std ulogic;
                                   OUT std_ulogic_vector(0 to 2);
                event x
                                   OUT std_ulogic;
                x here
            );
--!! BEGIN
--!! Design Entity: LM;
--!! Inputs
--!! A => A;

--!! B => P.Q.B;

--!! C => P.C;

--!! D => D;

--!! End Inputs
                                                                       -1480
--!! End;
ARCHITECTURE example of DET IS
BEGIN ... HDL code ...
```

Fig. 14C